1. Endo, S., Sugawara, T., Homma, N., Aoki, T., Satoh, A.: An on-chip glitchy-clock generator for testing fault injection attacks. J. Cryptogr. Eng. 1(4), 265–270 (2011)
2. Li, Y., Sakiyama, K., Batina, L., Nakatsu, D., Ohta, K.: Power Variance Analysis breaks a masked ASIC implementation of AES. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1059–1064 (2010)
3. Li, Y., Sakiyama, K., Gomisawa, S., Fukunaga, T., Takahashi, J., Ohta, K.: Fault sensitivity analysis. In: International Workshop on Cryptographic Hardware and Embedded Systems, pp. 320–334. Springer, Berlin, Heidelberg (2010)
4. Li, Y., Nakatsu, D., Li, Q., Ohta, K., Sakiyama, K.: Clockwise collision analysis-overlooked side-channel leakage inside your measurements. IACR Cryptol. eprint Arch. 579 (2011)
5. Moradi, A., Mischke, O., Paar, C., Li, Y., Ohta, K., Sakiyama, K. On the power of fault sensitivity analysis and collision side-channel attacks in a combined setting. In: International Workshop on Cryptographic Hardware and Embedded Systems, pp. 292–311. Springer, Berlin, Heidelberg (2011)