1. Navi K, Maeen M, Foroutan V, Timarchi S, Kavehei O (2009) A novel low-power full-adder cell for low voltage. Integration 42:457–467
2. Devadas S, Malik S (1995) A survey of optimization techniques targeting low power VLSI circuits. In: 32nd ACM/IEEE design automation conference
3. Bhattacharyya P, Kundu B, Ghosh S, Kumar V, Dandapat A (2014) Performance analysis of a low-power high speed hybrid 1-bit full adder circuit. IEEE Trans VLSI Syst 1–8
4. Vardharajan SK, Nallasamy V (2017) Low power VLSI circuits design strategies and methodologies: a literature review. In: IEEE conference on emerging devices and smart systems, pp 245–251
5. Farid N (1994) A survey of power estimation techniques in VLSI circuits. IEEE Trans VLSI Syst 2(4):446–455