Author:
Senthil Kumar V. M.,Rathnakar Ciddula,Guptha Maram Anandha,Selvaraj Ravindrakumar
Reference25 articles.
1. Goel, S., Kumar, A., & Bayoumi, M. (2006). Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Transaction on Very Large Scale Integration (VLSI) System, 14(12), 1309–1321.
2. Bui, H. T., Wang, Y., & Jiang, Y. (2002). Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates. IEEE Transactions on Circuits and System II, Analog and Digital Signal Processing, 49(1), 25–30.
3. Timarchi, S., & Navi, K. (2009). Arithmetic circuits of redundant SUT-RNS. IEEE Transactions on Instrumentation and Measurement, 58(9), 2959–2968.
4. Rabaey, M. J., Chandrakasan, A. P., & Nikolic, B. (2002). Digital integrated circuits (Vol. 2). NJ, USA: Prentice-Hall, Englewood Cliffs.
5. Radhakrishnan, D. (2001, February). Low-voltage low-power CMOS full adder. IEEE Proceedings−Circuits, Devices and Systems, 148(1), 19–24.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design of FinFET and GnrFET Based Full Adder Cell Using Multiplexer Selection Logic;2022 4th International Conference on Smart Systems and Inventive Technology (ICSSIT);2022-01-20