1. M. Reiche, Strained silicon devices solid state phenomena. Solid State Phenom. 156, 61–68 (2010)
2. K. Rim, Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs. IEDM Tech. Dig. 49, 49–52 (2003)
3. A. Wei, Integration challenges for advanced process strained CMOS on biaxially-strained SOI (SSOI) substrates. ECS Trans. 6(1), 15–22 (2007)
4. C. Auth, A. Cappellani, J.S Chun, 45 nm high-k + metal gate strain-enhanced transistors. in Symposium on VLSI Technology Digest, 2008, pp. 128–129
5. A. Shimzu, Local mechanical-stress control (LMC): a new technique for CMOS-performance enhancement. in IEDM Technology Digest, 2001, pp. 433–436