Single Clock Diode Based Adiabatic Logic Family at Sub-90nm Regime
Author:
Jain Sagar,Pandey Neeta
Publisher
Springer Singapore
Reference14 articles.
1. Jain S, Pandey N, Gupta K (2018) Complete charge recovery diode free adiabatic logic. In: 2018 5th International conference on signal processing and integrated networks (SPIN). IEEE, pp 656–660
2. Hodges DA, Jackson HG Saleh RA (2003) Analysis and design of digital integrated circuits: in deep submicron technology, 3rd ed. McGraw-Hill higher education, Boston (Mass.)
3. Grover V, Gosain V, Pandey N, Gupta K (2018) Arithmetic logic unit using diode free adiabatic logic and selection unit for adiabatic logic family. In: 2018 5th international conference on signal processing and integrated networks (SPIN). IEEE, pp 777–781
4. Teichmann P (2012) Adiabatic logic in future trend and system level perspective. 1st edn. Springer Series in Advance Microelectronics
5. Dickinson AG, Denker JS (1995) Adiabatic dynamic logic. IEEE J Solid-State Circuits 30:311–315