1. V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, F. Baez, Reducing power in high-performance microprocessors, in Proceedings of the 35th Annual Design Automation Conference. San Francisco, CA (ACM, New York, 1998), pp. 732–737
2. R.K. Krishnamurthy, A. Alvandpour, S. Mathew, M. Anders, V. De, S. Borkar, High-performance, low-power, and leakage-tolerance challenges for sub-70nm microprocessor circuits, in Proceedings of the 28th European Solid-State Circuits Conference, 2002, pp. 315–321
3. R.K. Krishnamurthy, S.K. Mathew, M.A. Anders, S.K. Hsu, H. Kaul, S. Borkar, High-performance and low-voltage challenges for sub-45nm microprocessor circuits, in 6th International Conference on ASIC, vol. 1, 2005, pp. 283–286
4. D. Pham, M. Alexander, A. Arizpe, B. Burgess, C. Dietz, L. Eisen, R. El-Kareh, J. Eno, S. Gary, G. Gerosa, B. Goins, J. Golab, R. Golla, R. Harris, B. Ho, Y.-W. Ho, K. Hoover, C. Hunter, P. Ippolito, R. Jessani, J. Kahle, K.R. Kishore, B. Kuttanna, S. Litch, S. Mallick, T. Ngo, D. Ogden, C. Olson, S.-H. Park, R. Patel, M. Pham, J. Prado, S. Reeve, R. Reininger, H. Sanchez, M. Schiffli, J. Slaton, G. Thuraisingham, K. Torku, C. Tran, N. Vanderschaaf, P. Voldstad, A 3.0 W 75SPECint92 85SPECfp92 superscalar RISC microprocessor, in IEEE International Solid-State Circuits Conference, 1994, pp. 212–213
5. L. Benini, P. Siegel, G. De Micheli, Saving power by synthesizing gated clocks for sequential circuits. IEEE Design & Test of Computers 11(4), 32–41 (1994)