1. Burun, J., Mcllrath, L., Keast, C., lwes, C., Loomis, A., Warner, K., Wyatt, P.: Three dimensional integrated circuit for low power, high-bandwidth system-on-chips. In Proceedings of IEEE International Solid-State Circuit Conference (ISSCC), pp. 268–269 (2001)
2. Weerasekera, R., et al.: Extending systems-on chip to the third dimension: performance, cost and technological tradeoffs. In International Conference on Computer-Aided Design, pp. 212–219 (2007)
3. Chen, H., Shih, J.-Y., Li, S.-W., Lin, H.-C., Wang, M.-J., Peng, C.-N.: Electrical tests for three-dimensional ICs (3dics) with TSVs. In Proceedings of 3D Test Workshop Informal Digest (2010)
4. Ghosh, S., Roy, S.K., Rahaman, H., Giri, C.: TSV repairing for 3D ICs using redundant TSV. In Proceedings of 7th IEEE International Symposium on Electronics System Design (ISED-2017), pp. 1–5 (2017)
5. Zhao, Y., Khursheed, S., Al-Hashimi, B.M.: Cost-effective TSV grouping for yield improvement of 3D-ICs. In Proceedings of Asian Test Symposium, pp. 201–206 (2011)