Author:
Kumar Anjan,Singh Sangeeta
Reference10 articles.
1. Abdollahi A, Fallah F, Pedram M (2007) A robust power gating structure and power mode transition strategy for mtcmos design. IEEE Trans Very Large Scale Integr (VLSI) Syst 15(1):80–89
2. Bhanuprakash R, Pattanaik M, Rajput S, Mazumdar K (2009) Analysis and reduction of ground bounce noise and leakage current during mode transition of stacking power gating logic circuits. In: TENCON 2009-2009 IEEE region 10 conference. IEEE, pp 1–6
3. Chowdhury MH, Gjanci J, Khaled P (2008) Controlling ground bounce noise in power gating scheme for system-on-a-chip. In: 2008 IEEE computer society annual symposium on VLSI. IEEE, pp 437–440
4. Jiao H, Kursun V (2010) Tri-mode operation for noise reduction and data preservation in low-leakage multi-threshold cmos circuits. In: IFIP/IEEE international conference on very large scale integration-system on a chip. Springer, pp 258–290
5. Jiao H, Kursun V (2012) Multi-phase sleep signal modulation for mode transition noise mitigation in mtcmos circuits. In: 2012 international SoC design conference (ISOCC). IEEE, pp 466–469
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献