A Divide-By-5 Pre-scaler Design Approach for 5G Applications
Author:
Maity SubhanilORCID,
Kundu Lokenath,
Jana Sanjay Kumar
Publisher
Springer Singapore
Reference10 articles.
1. Ghosh A, Maeder A, Baker M, Chandramouli D (2019) 5G Evolution: A View on 5G Cellular Technology Beyond 3GPP Release 15. IEEE Access 7:127639–127651
2. Elgaard C, Sundström L (2017) A 491.52 MHz 840 µW crystal oscillator in 28 nm FD-SOI CMOS for 5G applications. In: ESSCIRC 2017- 43rd IEEE European Solid State Circuits Conference, Leuven, pp 247–250
3. Shen T, Liu J, Song C, Xu Z (2019) A High-Speed Low-Power Divide-by-3/4 Pre-scaler using E-TSPC Logic DFFs. Electronics 8:589
4. Ek S et al (2018) A 28-nm FD-SOI 115-fs Jitter PLL-Based LO System for 24–30-GHz Sliding-IF 5G Transceivers. IEEE J Solid-State Circuits 53(7):1988–2000
5. Yoon et al (2018) A −31dBc integrated-phase-noise 29 GHz fractional-N frequency synthesizer supporting multiple frequency bands for backward-compatible 5G using a frequency doubler and injection-locked frequency multipliers. In: IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, pp 366–368