Author:
Suhail Ramsha,Srivastava Pragya,Yadav Richa,Srivastava Richa
Reference19 articles.
1. Davari B, Dennard RH, Shahidi GG (1995) CMOS scaling for high performance and low power—the next ten years. In: Proceedings of the IEEE April, vol 83(4), pp 595‒606. https://doi.org/10.1109/5.371968
2. Dwivedi AK, Srivastava P, Tarannum F, Suman S, Islam A (2014), Performance evaluation of MCML-based XOR/XNOR circuit at 16-nm Technology node. In: 2014 IEEE international conference on advanced communications, control and computing technologies, Ramanathapuram, pp 512–516. https://doi.org/10.1109/ICACCCT.2014.7019138
3. Musicer, J. (2002). An analysis of MOS current mode logic for low power and high-performance digital logic. Ph.D. dissertation, Department of Electrical Engineering and Computer Science, University of California Berkeley, Berkeley, CA
4. Scotti G, Trifiletti A, Palumbo G (2020) A Novel 0.5 V MCML D-flip-flop topology exploiting forward body bias threshold lowering. IEEE Trans Circuits Syst II: Expr Briefs 67(3):560–564. https://doi.org/10.1109/TCSII.2019.2919186
5. Alioto M, Palumbo G (2006) Power aware design techniques for nanometre mos current model logic gates: a design framework. IEEE Circuits Syst Magazine 41–59