Author:
Nikitha L.,Bhargavi N. S.,Kariyappa B. S.
Reference10 articles.
1. Rohit P, Anjaneyulu G (July 2017) Analysis and performance comparison of different SRAM cells. Int J Adv Res Electron Commun Eng (IJARECE) 6(7)
2. Preeti Bellerimatha S, Banakar RM. Implementation of 16X16 SRAM memory array using 180 nm. Int J Curr Eng Technol. ISSN 2277-4106
3. Birla S, Shukla NK, Pattanaik M, Singh RK (Dec 2010) Device and circuit design challenges for low leakage SRAM for ultra low power application. Canadian J Electr Electron Eng 1(7)
4. Ahmad S, Gupta MK, Alam N, Hasan M (Aug 2016) Single-ended schmitt-trigger-based robust low-power SRAM cell. IEEE Trans Very Large Scale Integr (VLSI) Syst 24(8)
5. Saminathan V, Paramasivam K (Nov 2016) Design and analysis of low power hybrid memristor-CMOS based distinct binary logic non-volatile SRAM cell. Circuits Syst 7
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献