Author:
Deshpande Anagh,Vigneswaran T.
Reference10 articles.
1. Chanda M, Jain S, De S, Sarkar CK (2015) Implementation of subthreshold adiabatic logic for ultralow-power application. 1063-8210 © 2015 IEEE
2. Kato K, Takahashi Y, Sekine T (2015) A 4 × 4-bit multiplier LSI implementation of two phase clocking subthreshold adiabatic logic. 1063-8210 © 2015 IEEE
3. Moon Y, Jeong DK (1996) An efficient charge recovery logic circuit. IEEE J Solid-State Circuits 31(4):514–522
4. Soeleman H, Roy K, Paul BC (2001) Robust subthreshold logic for ultra-low power operation. IEEE Trans Very Large Scale Integr (VLSI) Syst 9(1):90–99
5. Wang A, Calhoun BH, Chandrakasan AP (2006) Sub-threshold design for ultra low-power systems. Springer, New York
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献