Author:
Saiteja S.,Munwar Md.,MadhukarReddy Y.,PramodKumar A.
Reference12 articles.
1. Swamynathan SM, Banumathi V (2017) Design and analysis of FPGA based 32 bit ALU using reversible gates. In: International conference on electrical, instrumentation and communication engineering (ICEICE2017)
2. Deepa G, Madhuri E, Malashree S, Mamatha K, Supriya KV (2016) Design and implementation of 32-bit ALU with 16 operations using reversible logic gates. Int Res J Eng Technol 3(5)
3. Dhanabal R, Bharathi V, Saira S (2013) Design of 16-bit low power ALU-DBGPU. Int J Eng Technol 5(3). ISSN: 09754024
4. Mehrabani YS, Eshghi M (2016) Noise and process variation tolerant, low-power, highspeed, and low- energy full adders in CNFET technology. IEEE Trans VLSI Syst 24(11):3268–3281
5. Srivastava P, Guduri M, Mehra R, Islam A (2017) Current-mode circuit-level technique to design variation-aware nanoscale summing circuit for ultra-low power applications. Microsyst Technol 23(9):4045–4056