1. Ravi1, N., Satish, A., Dr. Jayachandra Prasad, T., Dr. Subba Rao, T.: A new design for array multiplier with trade off in power and area. IJCSI, 8, 1–5 (2011)
2. Vamsi Krishnai, B., Dhaunjaya, K.: Analysis and modeling of low power array multipliers using cadence virtuoso simulator in 45 nm technology. IJECIERD. 3(4) (2013)
3. Jhamb, M., Garima, Lohani, H.: Design implementation and performance comparison of multiplier topologies in power-delay space. Jestech. 355–363 (2015)
4. Shams, A.M., Darwish, T.K., Bayoumi, M.A.: Performance analysis of low-power 1-Bit CMOS full adder cells. IEEE Trans. On VLSI Syst. 10, 20–29 (2002)
5. Mathew, K., Asha Latha, S., Ravi, T., Logashanmugam, E.: Design and analysis of an array multiplier using an area efficient full adder cell in 32 nm CMOS technology. IJES. 2, 8–16 (2013)