Author:
Arumalla Anitha,Makkena Madhavi Latha
Reference11 articles.
1. D. Llamocca, M. Pattichis, G.A. Vera, in A dynamically reconfigurable platform for fixed-point FIR filters, Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig’09). IEEE (2009), pp. 332–337
2. B.K. Mohanty, P.K. Meher, S.K. Singhal, M.N.S. Swamy, A high performance VLSI architecture for reconfigurable FIR using distributed arithmetic. Integr. VLSI J. 54, 37–46 (2016)
3. P. Kumar Meher, S. Chandrasekaran, A. Amira, FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic. IEEE Trans. Signal Process. 56, 3009–3017 (2008)
4. C.F. Chen, Implementing FIR filters with distributed arithmetic. IEEE Trans. Acoust. 33, 1318–1321 (1985)
5. R. Mahesh, A.P. Vinod, New reconfigurable architectures for implementing FIR filters with low complexity. IEEE Trans. Comput. Des. Integr. Circuits Syst. 29, 275–288 (2010)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献