1. Cheng, S. Y., and Chuang, J. H. 1994. Varietal hypercube-a new interconnection network topology for large scale multicomputer. Proceeding of the International Conference on Parallel and Distributed Systems 1994. pp. 703–708, IEEE.
2. Al Faisal, F., Rahman, M. M. H., and Inoguchi, Y. 2016. Topological analysis of low-powered 3D-TESH network. IEICE Tech. Report 2016. Vol. 115, no. 399, pp. 143–148.
3. Awal, M. R., Rahman, M. M. H., and Akhand, M. A. H. 2013. A new hierarchical interconnection network for future generation parallel computer. Proc. of the 16th International Conference on Computer and Information Technology (ICCIT). pp. 314–319, IEEE.
4. Anagnostopoulos, I., Bartzas, A., Vourkas, I., and Soudris, D. 2009. Node resource management for DSP applications on 3D network-on-chip architecture. Proceeding of the 16th International Conference on Digital Signal Processing. pp. 1–6, IEEE.
5. Goossens, K., Dielissen, J., and Radulescu, A. 2005. Æthereal network on chip: concepts, architectures, and implementations. IEEE Design & Test of Computers. Vol. 22, no. 5, pp. 414–421.