Author:
Bougherara Maamar,imene Yeddou
Publisher
Springer Nature Singapore
Reference19 articles.
1. F.G. Moraes, A. Mello, L. Möller, et al., A low area overhead packet-switched network on chip: architecture and prototyping, in VLSI-SOC (2003), pp. 318–323
2. B. Yang, L. Guang, T. Säntti, et al., t (k)-SA: accelerated simulated annealing algorithm for application mapping on networks-on-chip, in Proceedings of the 14th Annual Conference on Genetic and Evolutionary Computation (ACM, 2012), pp. 1191–1198
3. J. Hu, R. Marculescu, Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 24(4):551–562 (2005)
4. M. Janidarmian, A. Khademzadeh, M. Tavanpour, Onyx: a new heuristic bandwidth-constrained mapping of cores onto tile based Network on Chip. IEICE Electron. Express 6(1), 1–7 (2009)
5. M. Tavanpour, A. Khademzadeh, S. Pourkiani, et al., GBMAP: an evolutionary approach to mapping cores onto a mesh-based NoC architecture. J. Commun. Comput. 7(3), 1–7 (2010)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献