Publisher
Springer Nature Singapore
Reference20 articles.
1. Rgguraman, S., & Nazhandali, L. (2019). Does gate count matter? Hardware efficiency of logic-minimization techniques for cryptographic primitives, NIST (pp. 1–12).
2. Lin, S., Lin, T., & Liu, Z. (2012). A discussion of the design method of full adder circuit. Applied Mechanics and Materials, 135–136, 15–20. (Trans Tech Publication).
3. Das, S., Ghosh, S., & Dasgupta, P. (2015). A rule based method for minimizing power dissipation by reducing switching activity of digital circuits. IIM Calcutta, WPS No. 761 (pp. 1–31).
4. Patali, P., & Shahana T. K. (2020). An efficient architecture for signing carry save multiplication. IEEE Letters of the Computer Society, 3(1), 9–12.
5. Chandrakasan, A. P., & Brodersen, R. W. (1995). Minimizing power consumption in digital CMOS circuits. In Proceedings of the IEEE (Vol. 83, No. 4).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献