Author:
Yasir Mohd,Gauhar Sameen,Alam Naushad
Publisher
Springer Nature Singapore
Reference43 articles.
1. Ptm high performance 32 nm metal gate-high-k-strained-si field effect transistors (mosfet). http://ptm.asu.edu/modelcard/PTM-MG.zip.php (2007). Accessed 2019-12-26
2. Avci, U. E., Morris, D. H., & Young, I. A. (2015). Tunnel field-effect transistors: Prospects and challenges. IEEE Journal of the Electron Devices Society, 3(3), 88–95.
3. Bhuwalka, K. K., Schulze, J., & Eisele, I. (2005). A simulation approach to optimize the electrical parameters of a vertical tunnel FET. IEEE Transactions on Electron Devices, 52(7), 1541–1547.
4. Boucart, K., & Ionescu, A. M. (2006). Double gate tunnel fet with ultrathin silicon body and high-k gate dielectric. In 2006 European solid-state device research conference (pp. 383–386). IEEE.
5. Bu, S., Leung, K. N., Lu, Y., Guo, J., & Zheng, Y. (2018). A fully integrated low-dropout regulator with differentiator-based active zero compensation. IEEE Transactions on Circuits and Systems I: Regular Papers, 65(10), 3578–3591.