1. D. Radhakrishnan,: Low-voltage low-power CMOS full adder. IEEE Proc. -Circuits Devices Syst., vol. 148, no. 1, pp. 19–24, (2001).
2. N. H. E. Weste, D. Harris, and A. Banerjee.: CMOS VLSI Design: A Circuits and Systems Perspective. 3rd ed. Delhi, India: Pearson Education, (2006).
3. C. H. Chang, J. M. Gu, and M. Zhang.: A review of 0.18-μm full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 686–695, (2005).
4. J. M. Rabaey, A. Chandrakasan, and B. Nikolic.: Digital Integrated Circuits: A Design Perspective, 2nd ed. Delhi, India: Pearson Education, (2003).
5. R. Zimmermann and W. Fichtner.: Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1079–1090, (1997).