Author:
Prajapati Sanjay Kumar,Shukla Devarshi,Gupta Santosh Kumar
Reference9 articles.
1. Vetuli A, Pascoli S, Reyneri LM (1996) Positive feedback in adiabatic logic. Electron Lett 32(20):1867–1869
2. Kushawaha SPS, Sasamal TN (2015) Modified positive feedback adiabatic logic for ultra-low power VLSI. In: 2015 International conference on computer, communication and control (IC4). IEEE, pp 1–5
3. Moon Y, Jeong D-K (1996) An efficient charge recovery logic circuit. IEICE Trans Electron 79(7):925–933
4. Chanda M, Jain S, De S, Kumar C (2015) Implementation of subthreshold adiabatic logic for ultralow-power application. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(12):2782–2790
5. Ranjith KG, Chavan AKP, Ravish Aradhya HV (2017) Subthreshold adiabatic logic (SAL) based building blocks for combinational system design. In: 2nd IEEE international conference on recent trends in electronics information & communication technology (RTEICT), pp 96–100
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献