Author:
bin Mohamed Sultan Fahmy Hafriz,binti Dahari Zuraini,Koh Yien Yien,Da Cunha Neil,Ng Jia Tian
Reference9 articles.
1. Gefu X, Singh AD (2006) Low cost launch-on-shift delay test with slow scan enable. In: 11th IEEE European test symposium (ETS’06), pp 9–14
2. Stroud C, Konala S, Chen P, Abramovici M (1996) Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!). In: Proceedings of 14th VLSI test symposium, pp 387–392
3. Elena D (2007) Accurate delay test of FPGA routing network by branched test paths. In: Master Thesis of Norwegian University of Science and Technology
4. Chmelar E (2004) Minimizing the number of test configurations for FPGAs. In: IEEE/ACM international conference on computer aided design
5. Marrakchi Z, Mrabet H, Farooq U, Mehrez H (2009) FPGA interconnect topologies exploration. Int J Reconfig Comput 1–13