1. Fukuoka, Y., Oguma, T., Tahara, Y.: New high density substrates with buried bump interconnection technology (B2it)-design features of electrical and thermal performance with the actual applications. In: International Symposium on Microelectronics, vol. 11, pp. 405–412 (1998)
2. Jiang, E.W., Yang, Z.Q.: Application of PTFE in copper clad laminate. Printed Circ. Inf. 3, 14–17 (2013)
3. Deng, D., Xu, P., Wang, L.Q., Wu, F.S., Liu, D., Jiang, X.F., Peng, W.H.: The analyses of multilayer board shrink during the lamination process. Printed Circ. Inf. S1, 127–132 (2011)
4. Pan, H.L., Pan, J.J., Chen, H.: The test method research in dimensional stability of copper-clad laminate. Printed Circ. Inf. 02, 25–28 (2016)
5. Zhu, D.T.: Influence of substrate materials for PCB residual stress. Printed Circ. Inf. 9, 19–26 (2002)