1. Gordon E Moore, Progress in Digital Integrated Electronics, JEEE International Electron Devices Meeting, 1975, Technical Digest, pp.11–13.
2. Wm A Wulf and Sally A McKee, Hitting the memory wall: implications of the obvious, ACM SIGARCH Computer Architecture News, 23.1, 20–24, 1995.
3. Dean M Tullsen, Susan J. Eggers and Henry M Levy, Simultaneous multithreading: Maximizing on-chip parallelism, ACM SIGARCH Computer Architecture News, Vol.23, No.2, ACM, 1995.
4. Susan J Eggers et al., Simultaneous multithreading: A platform for nextgeneration processors, Micro, IEEE, 17, 5, 12–19, 1997.
5. Dhruba Chandra et al., Predicting interthread cache contention on a chip multiprocessor architecture, High Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium on, IEEE, 2005.