1. Zain-ul-Abdin, Svensson B (2009) Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing. Microprocess Microsyst 33(3):161–178
2. Shami MA (2012) Dynamically reconfigurable resource array. PhD dissertation, Royal Institute of Technology (KTH), Stockholm, Sweden
3. Alnajjar D, Konoura H, Ko Y, Mitsuyama Y, Hashimoto M, Onoye T (2012) Implementing flexible reliability in a coarse-grained reconfigurable architecture. IEEE Trans Very Large Scale Integr (VLSI) Syst 99:1
4. David R, Chillet D, Pillement S, Sentieys O (2002) DART: a dynamically reconfigurable architecture dealing with future mobile telecommunications constraints. In: Proceedings of the 16th international parallel and distributed processing symposium (IPDPS ’02), Fort Lauderdale, FL, USA, 15–19 April 2002, pp 156–165
5. Borkar S (2004) Microarchitecture and design challenges for gigascale integration. In: Proceedings of the 37th annual IEEE/ACM international symposium on microarchitecture (MICRO 37), Portland, OR, USA, p 3