Author:
Guo Minyi,Pan Linfeng,Yang Yanqin,Wang Meng,Shao Zili
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Software
Reference46 articles.
1. Abdollahi A, Fallah F, Pedram M (2002) Minimizing leakage current in VLSI circuits. Technical Report, Department of Electrical Engineering, University of Southern California, No. 02-08, May 2002
2. Abdollahi A, Fallah F, Pedram M (2002) Runtime mechanisms for leakage current reduction in CMOS VLSI circuits. In: Proc international symposium on low power electronics and design, August 2002
3. Agarwal K, Deogun H, Sylvester D, Nowka K (2006) Power gating with multiple sleep modes. In: 7th international symposium on quality electronic design, 27–29 March, 2006, p 5
4. Babighian P, Benini L, Macii A, Macii E (2004) Post-layout leakage power minimization based on distributed sleep transistor insertion. In: Proceedings of the 2004 international symposium on low power electronics and design, Aug 2004, pp 138–143
5. Benini L, Bogliolo A, Paleologo GA, De Micheli G (1999) Policy optimization for dynamic power management. IEEE Trans Comput-Aided Des Integr Circ Syst 18(6)