1. Agarwal A, Li H, Roy K (2002) Drg-cache: a data retention gated-ground cache for low power. In: Proceedings of the 39th annual design automation conference, pp 473–478. ACM
2. Altmeyer S, Douma R, Lunniss W, Davis RI (2016) On the effectiveness of cache partitioning in hard real-time systems. Real-Time Syst 52(5):598–643
3. Barrow-Williams N, Fensch C, Moore S (2009) A communication characterisation of splash-2 and parsec. In: 2009 IEEE international symposium on workload characterization (IISWC), pp 86–97. IEEE
4. Bienia C, Kumar S, Singh JP, Li K (2008) The parsec benchmark suite: characterization and architectural implications. In: Proceedings of the 17th international conference on Parallel architectures and compilation techniques, pp 72–81. ACM
5. Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S et al (2011) The gem5 simulator. ACM SIGARCH Comput Archit News 39(2):1–7