Funder
Government College of Engineering-Bargur
Publisher
Springer Science and Business Media LLC
Reference28 articles.
1. Kao, J.; Narendra, S.; Chandrakasan, A.: Sub threshold leakage modeling and reduction techniques. In: Proceedings of IEEE/ACM Conference CAD, pp. 141–148 (2002)
2. Taur Y.: CMOS design near the limit of scaling. IBM J. Res. Dev. 46, 213–222 (2002)
3. Ho, D.; Iniewski, K.; Kasnavi, S.; Ivanov, A.; Natarajan, S.: Ultra-low power 90nm 6T SRAM cell for wireless sensor network applications. In: Proceedings of the International Symposium on CAS, 4 pp (2006)
4. Huang, P.; Xing, Z.; Wang, T.; Wei, Q.: A brief survey on power gating design. In: Proceedings of the 10th IEEE International Conference on SSICAT, pp. 788–790 (2010)
5. Jiang, H.; Marek-Sadowska, M.; Nassif, S.R.: Benefits and costs of power-gating technique. In: Proceedings of the IEEE International Conference on CD: VLSI CAP, pp. 559–566 (2005)
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Analysis of High-Performance Near-threshold Dual Mode Logic Design;International Journal of Electronics and Telecommunications;2023-07-26
2. 10T SRAM cell Analysis for improved Read and Write Noise Margin;2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT);2023-07-06
3. Static and Dynamic power optimization using Leakage Feedback approach for nanoscale CMOS VLSI circuits;2022 First International Conference on Electrical, Electronics, Information and Communication Technologies (ICEEICT);2022-02-16
4. Low leakage 10T SRAM cell with improved data stability in deep sub-micron technologies;Analog Integrated Circuits and Signal Processing;2021-05-06
5. Disigning A Novel Architecture to Reduce Stand by and Dynamic Power Dissipation for Sleepy Keeper Cmos Logic Circuits;Bioscience Biotechnology Research Communications;2020-12-25