1. Ricky W. Butler and Jon A. Sjogren. A PVS Graph Theory Library. Technical Report Memorandum, NASA Langly Research Center, December1997. http://atb-www.larc.nasa.gov/ftp/larc/PVS-library .
2. E. M. Clarke, O. Grumberg, H. Hiraishi, S. Jha, D. E. Long, K. L. McMillan, and L. A. Ness. Verification of the futurebus+ cache coherence protocol. In L. Claeen, editor, Eleventh International Symposium on Computer Hardware Description Languages and their Applications. North-Holland, April 1993.
3. Francisco Corella. Verifying memory ordering model of I/O systems. In Invited talk at Computer Hardware Description Languages 1997, Toledo, Spain, April 1997.
4. Francisco Corella, Robert Shaw, and Cui Zhang. A formal proof of absence of deadlock for any acyclic network of PCI buses. In Computer Hardware Description Languages, 1997.
5. Rajnish Ghughal, Abdel Mokkedem, Ratan Nalumasu, and Ganesh Gopalakrishnan. Using ”test model-checking” to verify the runway-pa8000 memory model. In Tenth Annual ACM Symposium On Parallel Algorithms And Architectures, pages 231–239, Puerto Vallarta, Mexico, June 1998. ACM Press.