1. S. Bainbridge, A. Camilleri, and R. Fleming. Theorem proving as an industrial tool for system level design. In V. Stavridou, T. F. Melham, and R. T. Boute, editors, Theorem Provers in Circuit Design. North-Holland, 1992.
2. E. M. Clarke, O. Grumberg, H. Hiraishi, S. Jha, D. E. Long, K. L. McMillan, and L. A. Ness. Verification of the futurebus+ cache coherence protocol. In D. Agnew, L. Claesen, and R. Camposano, editors, Proceedings of the 11th Int. Conf. on Computer Hardware Description Languages and their Applications. North-Holland, 1993.
3. E. A. Emerson and K. S. Namjoshi. Automatic verification of parameterized synchronous systems. In Computer Aided Verification, 8th International Conference, CAV’96, pages 87–98. Springer-Verlag LNCS 1102, 1996.
4. M. J. C. Gordon and T. F. Melham. An Introduction to HOL. Cambridge University Press, 1993.
5. P. H. Ho, Y. Hoskote, T. Kam, M. Khaira, J. O’Leary, X. Zhao, Y. A. Chen, and E. Clarke. Verification of a complete floating-point unit using word-level model checking. In M. Srivas and A. Camilleri, editors, Proceedings of the Int’l Conf. on Formal Methods in Computer-Aided Design, FMCAD’96. Springer-Verlag, November 1996. LNCS 1166.