1. M. Glesner and W. Pöchmüller,An Overview of Neural Networks in VLSI, Chapman & Hall. London, 1994.
2. C.S. Lindsey and T. Lindblad, “Review of hardware neural networks: A user's perspective,” inProceedings of the Third Workshop on Neural Networks: From Biology to High Energy Physics, Isola d'Elba, Italy, Sept. 1993.
3. A. König, ‘Survey and current status of neural network hard-ware,” inProceedings of the International Conference on Artificial Neural Networks, F. Fogelman-Soulie and P. Gallinari, (Eds.), Paris, Oct. 1995, pp. 391–410.
4. S. Oteki, A. Hashimoto, T. Furuta, T. Watanabe, D.G. Stork, and H. Eguchi, “A digital neural network VLSI with on-chip learning using stochastic pulse encoding,” inProceedings of the International Joint Conference on Neural Networks, Nagoya, Japan, Oct. 1993, Vol. III, pp. 3039–45.
5. N. Mauduit, M. Duranton, J. Gobert, and J.-A. Sirat, “Lneuro 1.0: A piece of hardware LEGO for building neural network systems,”IEEE Transactions on Neural Networks, Vol. NN-3, No. 3, pp. 414–22, May 1992.