Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference14 articles.
1. B. Chang, J. Park, and W. Kim, ?A 1.2 GHz CMOS dual modulus prescaler using new dynamic D-type.? IEEE Journal of Solid-State Circuits, vol. 31, no. 5, pp. 749?752, 1996.
2. H. Yan, M. Biyani, and K.O Kenneth, ?A high-speed CMOS dual phase dynamic-pseudo NMOS ((DP)2) latch and its application in a dual-modulus prescaler.? IEEE Journal of Solid-State Circuits, vol. 34, no. 10, pp. 1400?1404,1999.
3. W. Yun, S.-H. Yoon, and J.-W. Chong, New High Speed Dynamic D-Type Flip Flop for Prescaler. ISIE 2001, Pusan, Korea, pp. 629?632.
4. S.-H. Yang, C.-H. Lee, and K.-R. Cho, ?A CMOS dual-modulus prescaler based on a new charge sharing.? Proc. 14th Annual IEEE International ASIC/SOC Conference, IEEE 0-7803-6741-3/9011, pp. 276?280, 2001.
5. J. Craninckx and M.S.J. Steyaert, ?A 1.75 GHz/3 V dual modulus divide-by-128/129 prescaler in 0.7 ? m CMOS.? IEEE Journal of Solid State Circuits, vol. 31, no. 7, pp. 890?897, 1996.