Author:
Sribhuvaneshwari H.,Kannan Suthendran
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference51 articles.
1. Amsinck, C. J., Di Spigna, N. H., Nackashi, D. P., & Franzon, P. D. (2005). Scaling constraints in nanoelectronic random-access memories. IEEE Transactions on Nanotechnology,16(3), 2251–2260.
2. Liang, J., Yeh, S., Wong, S. S., & Wong, H.-S. P. (2012). Scaling challenges for the cross-point resistive memory array to Sub-10 nm node—An interconnect perspective. In Proceedings of the IEEE international memory workshop (pp. 61–64).
3. Chung, A., Deen, J., Lee, J. S., & Meyyappan, M. (2010). Nanoscale memory devices. Nanotechnology,21(41), 412001.
4. Fujisaki, Y. (2010). Current status of nonvolatile semiconductor memory technology. Japanese Journal of Applied Physics,49(10R), 100001.
5. Ho, Y., Huang, G. M., & Li, P. (2009). Nonvolatile memristor memory: device characteristics and design implications. In Proceedings of the international conference on computer-aided design (pp. 485–490).
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献