Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference19 articles.
1. Rakesh, S., & Vijula Grace, K. S. (2019). A comprehensive review on the VLSI design performance of different parallel prefix adders. Materials Today: Proceedings, 11(3), 1001–1009.
2. Mandal, A., Gour, P., & Bihari, B. (2017). Review paper on efficient VLSI architecture for carry select adder. International Journal of Computer Applications, 161(4), 4–7. https://doi.org/10.5120/ijca2017913137
3. Efstathiou, C., & Owda, Z. T. (2013). New high-speed multioutput carry look-ahead adders. IEEE Transactions on Circuits and Systems II, 60, 667–671. https://doi.org/10.1109/TCSII.2013.2278088
4. Sharma, A., Archana, A., Durga, G. (2014). Design of low power and high speed ripple carry adder. International Conference on Communication and Signal Processing. https://doi.org/10.1109/ICCSP.2014.6949982
5. Mohammadi, M., Mohammadi, M., & Gorgin, S. (2016). An efficient design of full adder in quantum-dot cellular automata (QCA) technology. Microelectronics Journal, 50, 35–43. https://doi.org/10.1016/j.mejo.2016.02.004
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. FPGA implementation of high performance image de-noising filter;Analog Integrated Circuits and Signal Processing;2023-12-12
2. Design and Simulation of FIR Digital Filter Under FPGA;2023 International Conference on Computer Science and Automation Technology (CSAT);2023-10-06
3. Implementation of High-Speed Hybrid Carry Select Adder using Binary to Excess-1 Converter;2022 International Conference on Augmented Intelligence and Sustainable Systems (ICAISS);2022-11-24
4. Selective Signal Extraction based on OMP algorithm and DCT and DST Dictionaries;2022 IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC);2022-11-09