Author:
Panigrahi Antaryami,Paul Prashanta Kumar
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference26 articles.
1. Spencer, R. (1991). Analog implementations of artificial neural networks. IEEE International Symposium on Circuits and Systems, 2, 1271–1274.
2. Saxena, N., & Clark, J. J. (1994). A four-quadrant CMOS analog multiplier for analog neural networks. IEEE Journal of Solid-State Circuits, 29(6), 746–749.
3. Blakiewicz, G. (2009). Analog multiplier for a low-power integrated image sensor. In 16th International Conference ‘Mixed Design of Integrated Circuits and Systems, Jun. 2009, Loaz, Poland.
4. Gilbert, B. (1968). A precise four-quadrant multiplier with sub nanosecond response. IEEE Journal of Solid State Circuits, sc-3(4), 365–373.
5. Babanezhad, J. N., & Temes, G. C. (1985). A 20-V Four-Quadrant CMOS analog multiplier. IEEE Journal of Solid State Circuits, sc-20(6), 1158–1168.
Cited by
16 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Multi-Function DDCC+ Based Current-Mode Four-Quadrant Multiplier Circuit;Uluslararası Muhendislik Arastirma ve Gelistirme Dergisi;2023-07-20
2. A four-quadrant analog multiplier using DTMOS for low power applications;International Journal of Electronics;2022-04-13
3. CMOS implementation for low power analog multiplier;THE 2ND UNIVERSITAS LAMPUNG INTERNATIONAL CONFERENCE ON SCIENCE, TECHNOLOGY, AND ENVIRONMENT (ULICoSTE) 2021;2022
4. DTMOS Based High Bandwidth Four-Quadrant Analog Multiplier;Informacije MIDEM - Journal of Microelectronics, Electronic Components and Materials;2020-09-20
5. A DTMOS based Four-Quadrant Analog Multiplier;Electrica;2020-06-15