Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference14 articles.
1. Bhattachryya, P., Kundu, B., Ghosh, S., Kumar, V., & Dandapat, A. (2015). Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 23(10), 2001–2008
2. Chandrakasan, A., Sheng, S., & Brodersen, R. W. (1992). Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4), 473–484
3. Shamis, A., Darwish, T., & Bayoumi, M. (2002). Performance analysis of low power 1-bit CMOS full adder cells. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 10(1), 20–29
4. Waste, N. H. E., & Harris, D. (2010). CMOS VLSI design: A circuits and systems perspective. (4th ed.). Boston: Addison Wesley Publishing Company.
5. Goal, S., Kumar, A., & Bayoumi, M. A. (2006). Design of robust, energy efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(12), 1309–1321
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献