Author:
Zhang Zhenyong,Steensgaard Jesper,Temes Gabor C.,Wu Jian-yi
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference18 articles.
1. Balmelli, P., & Huang, Q. (2004). A 25 M S/s 14b 200 mW ΔΣ modulator in 0.18 μm CMOS. In IEEE ISSCC Dig. Tech. Papers (pp. 74–75).
2. Bosi, A., et al. (2005). An 80 MHz 4× oversampled cascaded ΔΣ-pipelined ADC with 75 dB DR and 87 dB SFDR. In IEEE ISSCC Dig. Tech. Papers (pp. 174–175).
3. Fujimori, I., et al. (2000). A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8× oversampling. IEEE Journal of Solid-State Circuits, 35(12), 1820–1828. doi: 10.1109/4.890295 .
4. Baird, R. T., & Fiez, T. S. (1995). Linearity enhancement of ΔΣ A/D and D/A converters using data weighted averaging. IEEE Transactions on Circuits and Systems II, 42(12), 753–762. doi: 10.1109/82.476173 .
5. Fujimori, I., et al. (2000). A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8× oversampling. IEEE J. Solid-State Circuits, 35(12), 1820–1828. doi: 10.1109/4.890295 .
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A 13 bit 10 MHz bandwidth MASH 3-2 Σ∆ modulator in 90 nm CMOS;International Journal of Circuit Theory and Applications;2012-04-17
2. An ultra low die area 8-b ADC and its generic calibration logic;Analog Integrated Circuits and Signal Processing;2011-07-14
3. An Enhanced Dual-Path .DELTA..SIGMA. A/D Converter;IEICE Transactions on Electronics;2010