1. Hwang, I., Lee, S., Lee, S., & Kim, S. (2000). A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application. In Proceedings of the 47th Annual IEEE International Solid-State Circuits Conference (ISSCC’00) (pp. 168–169), San Francisco, Calif, USA, February 2000.
2. Boerstler, D. W. (1999). A low-jitter PLL clock generator for microprocessors with lock range of 340–612MHz. IEEE Journal of Solid-State Circuits,
34(4), 513–519.
https://doi.org/10.1109/4.753684
.
3. Staszewski, R. B., & Balsara, P. (2005). Phase-domain all-digital phase-locked loop. IEEE Transactions on Circuits and Systems-II: Express Briefs,
52(3), 159–163.
4. Larsson, P. (1999). A 2–166 MHz 1.2–2.5 V CMOS clock-recovery PLL with feedback phase-selection and averaging phase interpolation for jitter reduction. In Proceedings of IEEE International Solid-State Circuits Conference (ISSCC’99) (pp. 356–357), San Francisco, Calif, USA, February 1999.
5. Staszewski, B., Hung, C.-M., Maggio, K., Wallberg, J., Leipold, D., & Balsara, P. (2004). All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13-_m CMOS. In Proceedings of the IEEE Solid-State Circuits Conference (vol. 527, sec. 15.3, pp. 272–273).