Operating-point driven formulation for analog computer-aided design-Reference-Cited by-同舟云学术

Operating-point driven formulation for analog computer-aided design

Published:2012-12-11 Issue:2 Volume:74 Page:345-353
ISSN:0925-1030
Container-title:Analog Integrated Circuits and Signal Processing
language:en
Short-container-title:Analog Integr Circ Sig Process

Author:

Guerra-Gómez Ivick,McConaghy Trent,Tlelo-Cuautle Esteban

Publisher

Springer Science and Business Media LLC

Subject

Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing

Link

http://link.springer.com/content/pdf/10.1007/s10470-012-9998-1.pdf

Reference48 articles.

1. Aggarwal, V. & O’Reilly, U. M. (2006). Design of posynomial models for mosfets: Symbolic regression using genetic algorithms. In: R. L. Riolo, T. Soule, & B. Worzel (Eds.), Genetic programming theory and practice IV, Genetic and evolutionary computation, vol. 5, chap. 7. Springer. http://people.csail.mit.edu/unamay/publications-dir/gptp06.pdf .

2. Antreich, K., Eckmueller, J., Graeb, H., Pronath, M., Schenkel, F., Schwencker, R., & Zizala, S. (2000). WiCkeD: Analog circuit synthesis incorporating mismatch. Proceedings of the IEEE Custom Integrated Circuits Conference pp. 511–514.

3. Binkley, D., Hopper, C., Tucker, S., Moss, B., Rochelle, J., & Foty, D. (2003). A CAD methodology for optimizing transistor current and sizing in analog CMOS design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(2), 225–237.

4. Boos, V., Nowak, J., Sylvester, M., Henker, S., Höppner, S., Grimm, H., Krausse, D., & Sommer, R. (2011). Strategies for initial sizing and operating point analysis of analog circuits. Design, Automation and Test in Europe Conference and Exhibition pp. 1–3.

5. Chang, H. (1997). A top-down constraint-driven design methodology for analog integrated circuits. Boston: Kluwer Academic. http://books.google.com/books?id=-C1CzmaxD-wC .

Cited by 15 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Variable Conversion Approach for Design Optimization of Low-Voltage Low-Pass Filters;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-02

2. Design Methodology for ULV Circuits;Ultra-low Voltage Low Power Active-RC Filters and Amplifiers for Low Energy RF Receivers;2021-10-08

3. An evolutionary-based design methodology for performance enhancement of a folded-cascode OTA using symbiotic organisms search algorithm and gm/ID technique;Analog Integrated Circuits and Signal Processing;2020-07-01

4. Analog circuit topology synthesis by means of evolutionary computation;Engineering Applications of Artificial Intelligence;2019-04

5. Rapid and accurate method for resizing CMOS operational amplifiers;Analog Integrated Circuits and Signal Processing;2019-02-21