1. Foley, D. J., & Flynn, M. P. (2002). A low-power 8-PAM serial transceiver in 0.5-μm digital CMOS. IEEE Journal of Solid-State Circuits, 37, 310–316.
2. Song, B., Kim, K., Lee, J., Chung, J., Youngjung, C., & Burm, J. (2014). A 13.5-mW 10 Gb/s 4-PAM serial link transmitter in 0.13 µm CMOS technology. IEEE Transactions on Circuits and Systems, 61(9), 646.
3. Yang, C.-Y., & Lee, Y. (2008). A PWM and PAM signaling hybrid technology for serial-link transceivers. IEEE Transactions on Instrumentation and Measurement, 57, 1058–1070.
4. Ghaderi, N., & Hadidi, K. H. (2009). A CMOS 3.2 Gb/s serial link serial link transceiver, using PWM and PAM scheme. In European Conference on Circuit Theory and Design, Antalya, ECCTD09 (pp. 23–27).
5. Ghaderi, N., Hadidi, K. H., & Khoei, A. (2011). A CMOS 3.2 Gb/s serial link transceiver, using a new PWAM scheme. Analog Integrated Circuits and Signal Processing, 71(3), 421–432.