A power-efficient 14.8-GHz CMOS programmable frequency divider with quadrature outputs in 40-nm CMOS process-Reference-Cited by-同舟云学术

A power-efficient 14.8-GHz CMOS programmable frequency divider with quadrature outputs in 40-nm CMOS process

Published:2017-09-11 Issue:2 Volume:93 Page:189-196
ISSN:0925-1030
Container-title:Analog Integrated Circuits and Signal Processing
language:en
Short-container-title:Analog Integr Circ Sig Process

Author:

Huang Sen,Diao Shengxi,Lin Fujiang

Publisher

Springer Science and Business Media LLC

Subject

Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing

Link

http://link.springer.com/article/10.1007/s10470-017-1037-9/fulltext.html

Reference33 articles.

1. Ryu, S., Yeo, H., Lee, Y., Son, S., & Kim, J. (2014). A 9.2 GHz digital phase-locked loop with peaking-free transfer function. IEEE Journal of Solid-State Circuits, 49(8), 1773–1784.

2. Jin, J., Liu, X., Mo, T., & Zhou, J. (2012). Quantization noise suppression in fractional-N PLLs utilizing glitch-free phase switching multi-modulus frequency divider. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(5), 926–937.

3. Sahafi, A., Sobhi, J., Sahafi, M., Farhanieh, O., & Koozehkanani, Z. D. (2013). Ultra low power frequency divider for 2.45 GHz ZigBee frequency synthesizer. Analog Integrated Circuits and Signal Processing, 74(1), 97–103.

4. Dokania, R., Kern, A., He, M., Faust, A., Tseng, R., Weaver, S., Yu, K., Bil, C., Liang, T., & O’Mahony, F. (2015). A 5.9pJ/b 10Gb/s serial link with unequalized MM-CDR in 14nm tri-gate CMOS. In IEEE international solid-state circuits conference (ISSCC) digest technical papers (pp. 1–3).

5. Kocaman, N., Fallahi, S., Kargar, M., Khanpour, M., Nazemi, A., Singh, U., et al. (2013). An 8.5-11.5-Gbps SONET transceiver with referenceless frequency acquisition. IEEE Journal of Solid-State Circuits, 48(8), 1875–1884.