1. Yeager, H. L., et al. (2004). Domino circuit topology. U. S. Patent 6784695
2. Gu, R. X., & Elmasry, M. I. (1999). Power dissipation analysis and optimization for deep submicron CMOS digital circuits. IEEE Journal of Solid-State Circuits,
31, 707–713.
3. Uyemura, J. (1993). A system perspective. Addison Wesley.
4. Gopalakrishnan, H., & Shiue, W. T. (2004). Leakage power reduction using self bias transistor in VLSI circuits. In IEEE workshop on microelectronics and electron devices (pp. 71–74).
5. Weste, N. H. E., Harris, D., & Banerjee, A. (2006). CMOS VLSI design: A circuits and systems perspective (3rd ed.). Delhi: Pearson Education.