1. Bindra, H.S., Annema, A.J., Louwsma, S.M., & Nauta, B. (2019). A 0.2-8 MS/s 10b Flexible SAR ADC Achieving 0.35-2.5 fJ/conv-step and using Self-quenched Dynamic Bias Comparator. In: Proceedings of the 2019 Symposium on VLSI Circuits (pp. C74–C75). IEEE.
2. Bindra, H. S., Lokin, C. E., Schinkel, D., Annema, A. J., & Nauta, B. (2018). A 1.2-V dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise. IEEE Journal of Solid-State Circuits, 53(7), 1902–1912.
3. Chen, Y. J., Chang, K. H., & Hsieh, C. C. (2015). A 2.02–5.16 fJ/conversion step 10 bit hybrid coarse-fine SAR ADC with time-domain quantizer in 90 nm CMOS. IEEE Journal of Solid-State Circuits, 51(2), 357–364.
4. Dolatshahi, M., Hashemipour, O., & Navi, K. (2012). A new systematic design approach for low-power analog integrated circuits. AEU-International Journal of Electronics and Communications, 66(5), 384–389.
5. Figueiredo, P. M., & Vital, J. C. (2006). Kickback noise reduction techniques for CMOS latched comparators. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(7), 541–545.