Author:
Satyanarayana B. V. V.,Prakash M. Durga
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference24 articles.
1. Tummala, R.R. (2019 February). Moore’s Law for packaging to replace Moore’s Law for ICS. In 2019 Pan Pacific Microelectronics Symposium (Pan Pacific) IEEE, pp. 1–6.
2. Xiu, L. (2019). Time Moore: Exploiting Moore’s Law from the perspective of time. IEEE Solid-State Circuits Magazine., 11(1), 39–55.
3. Al-Shadeedi, A., Liu, S., Kaphle, V., Keum, C. M., & Lüssem, B. (2019). Scaling of high-performance organic permeable base transistors. Advanced Electronic Materials., 5(3), 1800728.
4. Cheng, Z., Yu, Y., Singh, S., Price, K., Noyce, S. G., Lin, Y. C., Cao, L., & Franklin, A. D. (2019). Immunity to contact scaling in MoS2 transistors using in situ edge contacts. Nano Letters., 19(8), 5077–5085.
5. Hsiung, C.W., Yeh, J.H., Tu, Y.R and Tseng, W.W. (2019). Leadtrend Tech Corp, Power metal-oxide-semiconductor field-effect transistor device with three-dimensional super junction and fabrication method thereof. U.S. Patent Application. 10/269, 897.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Area Efficient and Ultra Low Power Full Adder Design Based on GDI Technique for Computing Systems;Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering;2024
2. Full Swing Logic Based Full Adder for Low Power Applications;Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering;2024
3. Drain current model for a hetero‐dielectric single gate tunnel field effect transistor (
HDSG TFET
);International Journal of Numerical Modelling: Electronic Networks, Devices and Fields;2021-12-14