Author:
Nazari Ali,Mikkola Esko,Jalali-Farahani Bahar,Barnaby Hugh
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference28 articles.
1. Verma, A., & Razavi, B. (2009). A 10-Bit 500-MS/s 55-mW CMOS ADC. IEEE Journal of Solid-State Circuits, 44(11), 3039–3050.
2. Shin, S., Rudell, J. C., et al. (2014). A 12 bit 200 MS/s zero-crossing-based pipelined ADC with early sub-ADC decision and output residue background calibration. IEEE Journal of Solid-State Circuits, 49(6), 1366–1382.
3. Hsu, C. et al. (2007). An 11b 800MS/s time-interleaved ADC with digital background calibration. In IEEE ISSCC Dig. Tech. Papers, pp. 464–465.
4. Ali, A., et al. (2010). A 16-bit 250-MS/s IF sampling pipelined ADC with background calibration. IEEE Journal of Solid-State Circuits, 45(12), 2602–2612.
5. Zhou, Y., Xu, B., & Chiu, Y. (2015). A 12 bit 160 MS/s two-step SAR ADC with background bit-weight calibration using a time-domain proximity detector. IEEE Journal of Solid-State Circuits, 50(4), 920–931.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献