1. Nuzzo, P., Nani, C., Armiento, C., Sangiovanni-Vincentelli, A., Craninckx, J., & Van der Plas, G. (2009). A 6-bit 50-MS/s threshold configuring SAR ADC in 90-nm digital CMOS. In IEEE symposium on VLSI circuits, Kyoto, Japan (pp. 238–239).
2. Saponara, S., Nuzzo, P., Nani, C., Van der Plas, G., & Fanucci, L. (2009). Architectural exploration and design of time-interleaved SAR arrays for low-power and high speed A/D converter. IEICE Transactions on Electronics, E92-C, 843–851.
3. Dondi, S., Vecchi, D., Boni, A., & Bigi, M. (2006). A 6-bit, 1.2 GHz interleaved SAR ADC in 90 nm CMOS. In IEEE PhD research in microelectronics and electronics (PRIME), Otranto, Italy (pp. 301–304).
4. Draxelmayr, D. (2004). A 6b 600 MHz 10mW ADC array in digital 90 nm CMOS. In IEEE international solid-state circuits conference (ISSCC), San Francisco, CA (pp. 264–265).
5. Ginsburg, B., & Chandrakasan, A. (2007). 500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC. IEEE Journal on Solid State Circuits, 42(4), 739–747.