1. Kim, J., Kim, J. K., Lee, B. J., Kim, N., Jeong, D. K., & Kim, W. (2006). A 20-GHz phase-locked loop for 40-Gb/s serializing transmitter in 0.13-μm CMOS. IEEE Journal of Solid-State Circuits, 41(4), 899–908.
2. Lee, J., Mingchung, L., & Huaide, W. (2008). A 75-GHz phase-locked loop in 90-nm CMOS technology. IEEE Journal of Solid-State Circuits, 43(6), 1414–1426.
3. Cao, C., Ding, Y., & O, K. K. (2007). A 50-GHz phase-locked loop in 0.13 μm CMOS. IEEE Journal of Solid-State Circuits, 42, 1649–1656.
4. Voinigescu, S. P., Aroca, R., Dickson, T. O., Nicolson, S. T., Chalvatzis, T., Chevalier, P., Garcia, P., Garnier, C. & Sautreuil, B. (2007). Towards a sub-2.5 V, 100-Gb/s serial transceiver. In: IEEE Custom Integrated Circuits Conference (pp 471–478).
5. Plouchart, J. O., Kim, J., Recoules, H., Zamdmer, N., Yue Tan, Sherony, M., Ray, A., & Wagner L. (2003, June). A power-efficient 33 GHz 2:1 static frequency divider in 0.12-μm SOI CMOS. In: Proc. IEEE Radio Frequency Integrated Circuits Symposium, (pp. 329–332).