1. Myjak, M.J., Delgado-Frias, J.G., Jeon, S.K.: An energy-efficient differential flip-flop for deeply pipelined systems. Circuits Syst. 1, 203–207 (2003)
2. Kawaguchi, H., Sakurai, T.: A reduced clock-swing flip-flop (rcsff) for 63% power reduction. IEEE J. Solid State Circuits 33(5), 807–811 (1998)
3. Lin, M.P.-H., Hsu, C.-C., Chen, Y.-C.: Clock-tree aware multi-bit flip-flop generation during placement for power optimization. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2013)
4. Lin, J.-F.: Low-power pulse-triggered flip-flop design based on a signal feed-through scheme. IEEE Trans. VLSI Syst. 22(1), 181–185 (2014)
5. Zhao, P., Mcneely, J.B., Golconda, P.K., Venigalla, S., Wang, N., Bayoumi, M.A., Kuang, W., Downey, L.: Low-power clocked-pseudo-nmos flip-flop forlevel conversion in dual supply systems. IEEE Trans. VLSI Syst. 17(9), 1196–1202 (2009)