1. Gugulothu, S., Chawhan, M.: Design and implementation of various topologies for networks on chip and its performance evaluation. In: Electronic Systems, Signal Processing and Computing Technology (ICESC), pp. 7–14 (2014)
2. Bobda, C., Ahmadinia, A., Majer, M., Teich, J., Fekete, S.P., Van der Veen, J.: DyNoC: a dynamic infrastructure for communication in dynamically reconfigurable devices. In: Proceedings of the International Conference on Field-Programmable Logic and Its Applications (FPL 2005), pp. 153–158 (2005)
3. Bertozzi, D., Jalabert, A., Murali, S., Tamhankar, R., Stergiou, S., Benini, L., De Micheli, G.: NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Trans. Parallel Distrib. Syst. 16(2), 113–129 (2005)
4. Synopsys, Design Compiler.
http://www.synopsys.com
5. Kgil, T., D’Souza, S., Saidi, A., Binkert, N., Dreslinski, R., Mudge, T., Reinhardt, S., Flautner, K.: PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor. ACM SIGPLAN Not. 41(11), 117–128 (2006)