Author:
Good Tim,Benaissa Mohammed
Publisher
Springer Berlin Heidelberg
Reference14 articles.
1. National Institute of Standards and Technology (NIST), Information Technology Laboratory (ITL), Advanced Encryption Standard (AES), Federal Information Processing Standards (FIPS) Publication 197 (November 2001)
2. Zhang, X., Parhi, K.K.: High-speed VLSI architectures for the AES algorithm. IEEE Trans. VLSI Systems 12(9), 957–967 (2004)
3. Hodjat, A., Verbauwhede, I.: A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA. In: 12th Annual IEEE Sypmosium on Field-Programmable Custom Computing Machines (FCCM 2004), pp. 308–309 (April 2004)
4. Lecture Notes in Computer Science;P. Chodowiec,2003
5. Rouvroy, G., Standaert, F.X., Quisquater, J.J., Legat, J.D.: Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications. In: Procedings of the international conference on Information Technology: Coding and Computing 2004 (ITCC 2004), vol. 2, pp. 583–587 (April 2004)
Cited by
63 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献